EAST SEARCH

7/31/04

(electronic near2 device\$1) or IC or "integrated circuit") with (test near2 (environment or setu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB (electronic near2 device\$1) or IC or "integrated circuit") with (virtual or simulat\$3 or emulat\$3 USPAT, US-PGPUB, EPO, JPO, DERWENT, IBM_TDB EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB 11 and ((redesign\$3 or adjust\$4 or modifs4 or modification) with ((actual or electronic) near2_USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB 9 and ((test near2 (system or environment or setup)) same (((timing near2 circuit\$2) or timer) USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB EPO; JPO; DERWENT; IBM_TDB JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM_TDB EPO; JPO; DERWENT; IBM TDB JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB JSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB EPO; JPO; DERWENT; I 11 and ((adjust\$4 or modif\$4 or modification) with ((virtual or simulat\$3) near2 (device or circl USPAT; US-PGPUB; 11 and (("test driver" with (input near2 signal\$1)) or ("test receiver" with (output near2 signal\$ USPAT; US-PGPUB; JSPAT; US-PGPUB; JSPAT; US-PGPUB; JSPAT; US-PGPUB; USPAT; US-PGPUB; USPAT; US-PGPUB; USPAT; US-PGPUB; JSPAT: US-PGPUB: JSPAT; US-PGPUB; JSPAT; US-PGPUB; JSPAT: US-PGPUB: JSPAT; US-PGPUB; Databases 9 and ((test near2 (environment or setup)) with (virtual or simulat\$3 or emulat\$3)) 1 and ((test near2 (environment or setup)) with (virtual or simulat\$3 or emulat\$3)) 26 and ((test near2 (driver\$1 or receiver\$1)) with signal with (input and output)) 27 and (((timing near2 circuit\$2) or timer) with signal with (input and output)) 11 and ((test near2 (environment or setup)) with (calibrat\$3 or evaluat\$3)) 11 and (((timing near2 circuit\$2) or timer) with (time near2 interval\$1)) 26 and (((timing near2 circuit\$2) or timer) with (time near2 interval\$1)) 11 and ((output near2 signal\$1) with (evaluat\$3 or measur\$5)) 11 and ((input near2 signal\$1) with (emulat\$3 or simulat\$3)) 11 and (((timing near2 circuit\$2) or timer) with interval\$1) ((electronic near2 device\$1) or IC or "integrated circuit") 26 and ((test near2 (driver\$1 or receiver\$1)) with signal) 26 and (test near2 driver\$1) and (test near2 receiver\$1) 27 and (((timing near2 circuit\$2) or timer) with signal) 9 and (test near2 (system or environment or setup)) 26 and (test near2 (driver\$1 or receiver\$1)) 11 and (tester or (test\$2 near2 interface)) 11 and (tester or (tester near2 interface)) 4 and (test near2 (environment or setup)) 11 and ((timing near2 circuit\$2) or timer) 11 and ("test driver" or "test receiver") 11 and (tester or "test interface") Search String 15 or 16 or 17 14 or 3 or 18 3 or 7 or 10 19 and 22 27 and 29 29 and 35 29 and 37 29 and 22 12 or 13 964261 L21 L26 L13 L16 13 L20 123 L3 4 138 L23 L23 L34 L34 L34 L25 L25 L25 L25 L25 L25 19 7 117 9

781) with signal wi USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
26 and ((test near2 driver\$1) with signal with input) and ((test near2 receiver	11 and (test near2 driver\$1) and (test near2 receiver\$1)
2	ဆ
L43	L44

09/820896

Sunil Jain et al.

EAST SEARCH

7/31/04

Nesults of search set Lzs. 14 or 3 or 10 Document Kind Codes Title US 20040111252 A1 Method and system for emulating a design under test associated with a test environment		Issue Date Current OR	Abstract
US 20040088617 A1 Method and apparatus for conditioning of a digital pulse		20040506 714/724	
US 20040024577 A1 Method and system for automatic recognition of simulation configurations of an integrated circ	configurations of an integrated circ	20040205 703/14	
US 20030217345 A1 Event based IC test system		20031120 716/6	
US 20030217343 A1 Manufacturing method and apparatus to avoid prototype-hold in ASIC/SOC manufacturing	ld in ASIC/SOC manufacturing	20031120 716/4	
US 20030217341 A1 Architecture and design of universal IC test system		20031120 716/4	
US 20030158616 A1 Program conversion system		20030821 700/97	
20030143519 A1	logical material	20030731 435/4	
US 20030132768 A1 Apparatus and methods for measuring parasitic capacitance and inductance of I/O leads on a	e and inductance of I/O leads on a	20030717 324/754	
US 20030128042 A1 Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical α	nce of I/O leads on an electrical α	20030710 324/754	
Apparatus and methods	e and inductance of I/O leads on a	20030703 324/754	
	g an IC to external circuit nodes	20030619 716/15	
US 20030101395 A1 System for testing devices and method thereof		20030529 714/726	
US 20030101391 A1 System for testing multiple devices on a single system and method thereof	method thereof	20030529 714/718	
	integrated circuit	20030424 324/765	
US 20030049886 A1 Electronic system modules and method of fabrication		20030313 438/106	
		20030313 345/168	
US 20030034787 A1 Wafer test apparatus including optical elements and method of using the test apparatus	d of using the test apparatus	20030220 324/752	
US 20030009733 A1 Reduced pessimism clock gating tests for a timing analysis tool	tool	20030109 716/6	
20030004663 A1	avior of electronic devices	20030102 702/66	
US 20020194560 A1 Method of and apparatus for testing a serial differential/mixed signal device	ed signal device	20021219 714/724	
	integrated circuit	20021121 702/120	
US 20020143519 A1 Virtual test environment		20021003 703/28	
US 20020143486 A1 Method and apparatus for evaluating and correcting the tester derating factor (TDF) in a test	ter derating factor (TDF) in a test	20021003 702/117	
US 20020095304 A1 System, method, and apparatus for storing emissions and susceptibility information	usceptibility information	20020718 705/1	
US 20020072878 A1 Deterioration diagnostic method and equipment thereof		20020613 702/183	
US 20020040466 A1 Automated EMC-driven layout and floor planning of electronic devices and systems	nic devices and systems	20020404 716/9	
Method for design valida		20020404 703/17	
	evaluation testing	20020404 324/750	
20020033706 A1 System method, and app		20020321 324/750	
US 20020002698 A1 Method for verifying the design of a microprocessor		20020103 716/4	

TRANSACTION CLASS Dual mode test access port method and apparatus Selectable dual mode test access port method and apparatus Method and and apparatus
Method and apparatus for testing the tirning of integrated circuits Method of incorporating interconnect systems into an integrated circuit process flow Method and apparatus for pipeline hazard detection
Wafer test apparatus including optical elements and method of using the test apparatus System for electronic circuit characterization, analysis, modeling and plan development
Reduced pessimism clock gating tests for a timing analysis tool Facilitating comparisons between simulated and artiral behavior of electronic devices
Event based semiconductor test system
Method and apparatus for a multipurpose configurable bus independent simulation bus functive. Method and apparatus for fasting the timing of inferrated circuits.
Method and apparatus for evaluating and correcting the tester derating factor (TDF) in a test or Simulator-independent exstem-on-chip verification methodology
Apparatus for measuring parasitic capacitance and inductance of I/O leads on an electrical oc
Method of designing, fabricating, testing and interconnecting an IC to external circuit nodes. Method for verifying the design of a microprocessor
Method and apparatus for design verification of an integrated circuit using a simulation test be
System and method for AC performance tuning by thereshold voltage shifting in tubbed semic
Method and system for demonstrating simulation of a communications bus System and method for soon assisted self-test of integrated circuits
Interface independent test system
System and method for testing and evaluating a device
module for multi-chip module simulation testing of integrated circuit packages inconductor integrated circuit design and evaluation except using evaluation
Transaction class
Method and apparatus for testing the timing of integrated circuits
Logic emulation system
Method and device for test vector analysis Method and system for design verification
Directed self-heating for reduction of system test time
Process monitor circuitry for integrated circuits
Multi-core chip providing external core access with regular operation function interface and pr
Speed-signaling testing for integrated circuits
Method for automatically generating behavioral environment for model checking
Logic entration system. Method and apparatus for design verification using emulation and simulation
Analog reconstruction of asynchronously sampled signals from a digital signal processor
Verification support system
Method and device for test vector analysis
nriegrated circuit test stimulus vernication and vector extraction system. Method for configuring an integrated circuit for emulation with optional on-chip emulation circi.

US 5841967 A	Method and apparatus for design verification using emulation and simulation	19981124 714/33
US 5798645 A	Hardware emulations system with delay units	19980825 703/15
US 5778004 A	Vector translator	19980707 714/724
US 5758123 A	Verification support system	19980526 703/22
US 5699554 A	Apparatus for selective operation without optional circuitry	19971216 716/4
US 5699283 A	Logic emulation system	19971216 703/15
US 5684721 A	Electronic systems and emulation and testing devices, cables, systems and methods	19971104 703/23
US 5633879 A	Method for integrated circuit design and test	19970527 714/738
US 5633812 A	Fault simulation of testing for board circuit failures	19970527 703/15
US 5557774 A	Method for making test environmental programs	19960917 703/21
US 5535223 A	Method and apparatus for the verification and testing of electrical circuits	19960709 714/744
US 5479355 A	System and method for a closed loop operation of schematic designs with electrical hardware	19951226 703/14
US 5477160 A	Module test card	19951219 324/755
US 5475624 A	Test generation by environment emulation	19951212 703/15
US 5414715 A	Method for automatic open-circuit detection	19950509 714/724
US 5410547 A	Video controller IC with built-in test circuit and method of testing	19950425 714/732
US 5371851 A	Graphical data base editor	19941206 345/501
US 5329471 A	Emulation devices, systems and methods utilizing state machines	19940712 703/23
US 4937827 A	Circuit verification accessory	19900626 714/33
US 4853626 A	Emulator probe assembly for programmable logic devices	19890801 324/754
US 4775831 A	In-line determination of presence of liquid phase moisture in sealed IC packages	19881004 324/664
US 4744084 A	Hardware modeling system and method for simulating portions of electrical circuits	19880510 714/33
US 4715046 A	Frequency agile signal generator for emulating communications environments	19871222 375/301
US 4381441 A	Methods of and apparatus for trimming film resistors	19830426 219/121.69
US 3781680 A	DIFFERENTIAL METHOD OF PHOTOCURRENT MEASUREMENT	19731225 324/123R
DE 10122252 A1	Testing and simulation of integrated circuits in a test bench environment using hardware and	20021121
US 6543034 B	Multi-environment testing method of system-on-chip (SoC) integrated circuit (IC), involves sirr	20030610
US 6539341 B	Function-based tagged log information management for application specific integrated circuit	20030325
US 6498999 B	Integrated circuit design verification apparatus using computer simulation test environment, e.	20021224
DE 10122252 A	Testing and simulation of integrated circuits in a test bench environment using hardware and	20021121
US 20020143519 A	Test environment and actual electronic device performance evaluation method involves evalu	20021003